



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/715,064	11/17/2003	Anand Pande	15156US01	7036
CHRISTOPHER C. WINSLADE MCANDREWS, HELD & MALLOY, LTD 500 WEST MADISON ST. 34TH FLOOR			EXAMINER	
			TSAI, SHENG JEN	
			ART UNIT	PAPER NUMBER
			2186	
CHICAGO, IL	60661		DATE MAILED: 08/09/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)
Office Action Summary		10/715,064	PANDE, ANAND
		Examiner	Art Unit
		Sheng-Jen Tsai	2186
Period fo	The MAILING DATE of this communication apport		correspondence address
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING DEPOSIONS OF STATUTORY PERIOD FOR REPLICATION OF THE MAILING DEPOSIONS OF STATE OF THE MAILING DEPOSION OF THE MAILING	ATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tirmwill apply and will expire SIX (6) MONTHS from 2, cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).
Status			
· <u> </u>	'	action is non-final. nce except for formal matters, pro	
Disposit	ion of Claims		
5)	Claim(s) 1-11 is/are pending in the application 4a) Of the above claim(s) 1-6 is/are withdrawn Claim(s) is/are allowed. Claim(s) 7-11 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/orders.	from consideration.	
	ion Papers		
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine The specification is objected to be specification.	epted or b) objected to by the drawing(s) be held in abeyance. Settion is required if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).
Priority (under 35 U.S.C. § 119		
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	ts have been received. Is have been received in Application of the second in the seco	ion No ed in this National Stage
Attachmen	nt(s) ce of References Cited (PTO-892)	4) 🔲 Interview Summary	(PTO-413)
2) Notic 3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	Paper No(s)/Mail D	·

Application/Control Number: 10/715,064 Page 2

Art Unit: 2186

DETAILED ACTION

1. This Office Action is taken in response to Applicants' Request for Continued examination (RCE) filed on June 12, 2006 regarding application 10,715,064 filed on November 17, 2003.

2. Claims 1-6 have been cancelled previously.

Claims 7 and 9 have been amended.

Claim 11 has been added.

Claims 7-11 are pending for consideration.

3. Response to Remarks and Amendments

Applicants' amendments and remarks have been fully and carefully considered.

In response to the amendments, a new ground of claim analysis, based on a newly identified reference (Kao et al., US 6,263,410) has been embarked. Refer to the corresponding sections of claim analysis for details.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 7-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Kao et al. (US 6,263,410).

As to claim 7, Kao et al. disclose a circuit for storing data [figures 1-9 show the details of the circuit], said circuit comprising:

Application/Control Number: 10/715,064

Art Unit: 2186

a FIFO for queuing the data [dual port RAM FIFO, figure 3, 301; Apparatus and Method for Asynchronous Dual Port FIFO (title); An apparatus and method for controlling an asynchronous dual port FIFO memory is provided (abstract)]; a read pointer for indicating a particular address in the FIFO [Read Pointer, figure 9];

a write pointer for indicating another particular address in the FIFO [Write Pointer, figure 3, 304];

a first Gray code to binary converter for generating the particular address indicated by the read pointer [figure 9 shows that the output of the Read Pointer is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code];

a second Gray code to binary converter for generating the particular address indicated by the write pointer [figure 3 shows that the output of the Write Pointer (304) is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code]; and a comparator for determining whether the FIFO is empty or full based on a comparison of a Gray code associated with the read pointer and a Gray code associated with the write pointer [figures 3, 7 and 9].

As to claim 8, Kao et al. teach that a first Gray code generator for generating the Gray code associated with the read pointer [figure 9 shows that the output of the Read Pointer (which is Gray coded) is fed to a Gray Code to Sequential Converter Application/Control Number: 10/715,064

Art Unit: 2186

to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code]; and

a second Gray code generator for generating the Gray code associated with the write pointer [figure 3 shows that the output of the Write Pointer (304, which is Gray coded) is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code].

As to claim 9, Kao et al. teach that a first Gray code to binary converter for generating the particular address indicated by the read pointer [figure 9 shows that the output of the Read Pointer is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code]; and

a second Gray code to binary converter for generating the another particular address indicated by the write pointer [figure 3 shows that the output of the Write Pointer (304, which is Gray coded) is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code];

wherein the first Gray code to binary converter receives the Gray code associated with the read pointer from the first Gray code generator [figure 9 shows that the output of the Read Pointer is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code]; and

Application/Control Number: 10/715,064

Art Unit: 2186

wherein the second Gray code to binary converter receives the Gray code associated with the write pointer from the second Gray code generator [figure 3 shows that the output of the Write Pointer (304, which is Gray coded) is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code].

As to claim 10, Kao et al. teach that **the FIFO comprises a FIFO RAM** [dual port RAM FIFO, figure 3, 301; Apparatus and Method for Asynchronous Dual Port FIFO (title); An apparatus and method for controlling an asynchronous dual port FIFO memory is provided (abstract)].

As to claim 11, Kao et al. teach that a method for storing data [figures 1-9 show the details of the circuit], said method comprising:

queuing the data in a FIFO [dual port RAM FIFO, figure 3, 301; Apparatus and

Method for Asynchronous Dual Port FIFO (title); An apparatus and method for controlling an asynchronous dual port FIFO memory is provided (abstract)]; indicating a particular read address in the FIFO [figure 9 shows that the output of the Read Pointer is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code];

indicating a particular write address in the FIFO [figure 3 shows that the output of the Write Pointer (304, which is Gray coded) is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code]:

Art Unit: 2186

generating the particular read address by converting a first Gray code to binary [figure 9 shows that the output of the Read Pointer is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code];

generating the particular write address by converting a second Gray code to binary [figure 3 shows that the output of the Write Pointer (304, which is Gray coded) is fed to a Gray Code to Sequential Converter to generate the address to access the dual port RAM FIFO; note that the sequential code in a binary code]; and determining whether the FIFO is empty or full based on a comparison of the first Gray code associated and the second Gray code [figures 3, 7 and 9].

6. Related Prior Art Of Record

The following list of prior art is considered to be pertinent to applicant's invention, but not relied upon for claim analysis conducted above.

- Hsu et al., (US 6,845,414), "Apparatus and Method of Asynchronous FIFO Control."
- Camilleri et al., (US 6,434,642), "FIFO Memory System and Method with Improved Determination of Full and Empty Conditions and Amount of Data Stored."
- Shyi et al., (US 5,426,756), "Memory Controller and Method Determining
 Empty/Full Status of a FIFO Memory Using Gray Code Counters."
- Brooks et al., (US 5,410,664), "RAM Addressing Apparatus with Lower Power
 Consumption and Less Noise Generation."

Application/Control Number: 10/715,064 Page 7

Art Unit: 2186

Cohn et al., (US 4,556,960), "Address Sequencer for Overwrite Avoidance."

Jiang, (US Patent Application Publication 2004/0207547), "Method of Scalable

Gray Coding."

Pontius, (US 6,337,893), "Non-Power-Of-Two Gray-Code Counter System

Having Binary Incrementer with Counts Distributed with Bilateral Symmetry."

Yi, (US 6,703,950), "Gray Code Sequences."

Conclusion

7. Claims 7-11 are rejected as explained above.

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Sheng-Jen Tsai whose telephone number is 571-272-

4244. The examiner can normally be reached on 8:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew Kim can be reached on 571-272-4182. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Sheng-Jen Tsai

Examiner

PIERRE BATAILLE PRIMARY EXAMINER

8/2/06